Stress Test for Disturb Faults in Non-Volatile Memories
نویسندگان
چکیده
Non-volatile memories are susceptible to special type of faults known as program disturb faults. Testing for such faults requires the application of stress tests which have long application time to distinguish faulty cells from nonfaulty cells. In this paper, we present a new sensing scheme that can be used with stress tests to allow for efficient detection of faulty cells based on the notion of margin reads. We demonstrate the efficiency of margin-read approach for distinguishing between faulty and fault-free cells using elec-
منابع مشابه
Analysis and test procedures for NOR flash memory defects
Widespread use of non-volatile memories, especially flash memories, in diverse applications such as in mobile computing and systemon-chip is becoming a common place. As a result, testing them for faults and reliability is drawing considerable interest of designers and researchers. One of the most predominant failure modes for which these memories must be tested is called disturb faults. In this...
متن کاملFlash Memory Built-In Self-Test Using March-Like Algorithms
Flash memories are a type of non-volatile memory based on floating-gate transistors. The use of commodity and embedded flash memories are growing rapidly as we enter the system-on-chip (SOC) era. Conventional tests for flash memories are usually ad hoc—the test procedure is developed for a specific design. We propose improved March-like algorithms (i.e., March FT) for both bit-oriented and word...
متن کاملMar h Tests for Word - Oriented Two - Port
Said Hamdioui1;2 A. J. van de Goor2 1Intel Corporation, 2200 Mission College Boulevard, Santa Clara, CA 95052 2Se tion Computer Ar hite ture & Digital Te hnique, Department of Ele tri al Engineering Fa ulty of Information Te hnology and Systems, Delft University of Te hnology Mekelweg 4, 2628 CD Delft, The Netherlands E-mail: (said,vdgoor) ardit.et.tudelft.nl Abstra t This paper presents an app...
متن کاملEmbedded Memory Test Strategies and Repair
The demand of self-testing proportionally increases with memory size in System on Chip (SoC). SoC architecture normally occupies the majority of its area by memories. Due to increase in density of embedded memories, there is a need of self-testing mechanism in SoC design. Therefore, this research study focuses on this problem and introduces a smooth solution for self-testing. In the proposed m...
متن کاملFlash Memory Disturbances: Modeling and Test
Non Volatile Memories (NVMs) can undergo different types of disturbances. These disturbances are particular to the technology and the cell structure of the memory element. In this paper, we develop a coupling fault model that appropriately models disturbances in Flash memories that use floating gate transistor as their core memory element. We describe the behavior of faulty cells under differen...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2003